



Design Space Exploration and Optimization of Embedded Cache Systems via a Compiler

Rodric M. Rabbah

Joint work with Krishna V. Palem

Center for Research on Embedded Systems and Technology

Georgia Institute Of Technology


<http://www.crest.gatech.edu>

The research presented here is funded in part by DARPA contract Nos. F33165-99-1-1499 (DIS) and F30602-00-2-0564 (PACC), HP Labs and Yamacraw

Report Documentation Page				Form Approved OMB No. 0704-0188	
Public reporting burden for the collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing this burden, to Washington Headquarters Services, Directorate for Information Operations and Reports, 1215 Jefferson Davis Highway, Suite 1204, Arlington VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to a penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.					
1. REPORT DATE 21 MAY 2003		2. REPORT TYPE N/A		3. DATES COVERED -	
4. TITLE AND SUBTITLE Design Space Exploration and Optimization of Embedded Cache systems via a Compiler				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER	
				5c. PROGRAM ELEMENT NUMBER	
6. AUTHOR(S)				5d. PROJECT NUMBER	
				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Center for Research on Embedded Systems and Technology, Georgia Institute of Technology				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES)				10. SPONSOR/MONITOR'S ACRONYM(S)	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for public release, distribution unlimited					
13. SUPPLEMENTARY NOTES The original document contains color images.					
14. ABSTRACT					
15. SUBJECT TERMS					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT UU	18. NUMBER OF PAGES 4	19a. NAME OF RESPONSIBLE PERSON
a. REPORT unclassified	b. ABSTRACT unclassified	c. THIS PAGE unclassified			

High Performance Embedded Processors Conventional Design Flow

2





- Current strategy is ad hoc engineering
- *The system engineer is on the critical path*
- High engineering costs
 - How can the lessons learned from one design be used in new contexts?
- Slow time-to-market

Desiderata – A New Paradigm

- Is it possible to capture, quantify, and characterize the virtual program behavior?
- Is it possible to track or measure the program behavior as a result of the applied compiler optimizations?
- Is it possible to interpret the virtual program behavior in light of an architectural context?
 - Evaluation of the architecture without actual synthesis

Our Fundamental Philosophy



Example Design Space Exploration Via Data Remapping

- Remapping reduces the size of the working set and decreases the demand bandwidth of the application
- We may leverage the benefits afforded by data remapping to optimize the architecture
 - Tradeoff cache size and performance
 - Halving of the cache requirements as well as the power consumed while preserving performance goal
- *Systematic exploration of the design space based on quantitative measures*